
PIC16(L)F1526/2
7
DS4
1458A-page
28
P
reli
m
inary
20
11
M
ic
rochip
T
e
chnology
In
c.
TABLE 3-3:
PIC16(L)F1526 MEMORY MAP (CONTINUED)
Legend:
= Unimplemented data memory locations, read as ‘0’.
Bank 31
F80h
F8Bh
Core Registers
F8Ch
FE3h
Unimplemented
Read as ‘0’
FE4h
STATUS_SHAD
FE5h
WREG_SHAD
FE6h
BSR_SHAD
FE7h
PCLATH_SHAD
FE8h
FSR0L_SHAD
FE9h
FSR0H_SHAD
FEAh
FSR1L_SHAD
FEBh
FSR1H_SHAD
FECh
—
FEDh
STKPTR
FEEh
TOSL
FEFh
TOSH
FF0h
Common RAM
(Accesses
70h – 7Fh)
FFFh